View PLL103-02_219004.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
FEATURES
* * * * * * * * * Generates 24 output buffer from one input. Supports up to four DDR DIMMS or 2 SDRAM DIMMS. Supports 266MHz DDR SDRAM. One additional output for feedback. Less than 5ns delay. Skew between any outputs is less than 100 ps. 2.5V or 3.3V Supply range. Enhanced DDR and SDRAM Output Drive selected by I2C. Available in 48 pin SSOP.
PIN CONFIGURATION
FBOUT VDD3.3_2.5 GND DDR0T DDR0C DDR1T_SDRAM0 DDR1C_SDRAM1 VDD3.3_2.5 GND DDR2T_SDRAM2 DDR2C_SDRAM3 VDD3.3_2.5 BUF_IN GND DDR3T_SDRAM4 DDR3C_SDRAM5 VDD3.3_2.5 GND DDR4T_SDRAM6 DDR4C_SDRAM7 DDR5T
DDR0T
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
SEL_DDR VDD2.5 GND DDR11T DDR11C DDR10T DDR10C VDD2.5 GND DDR9T DDR9C VDD2.5 PD# GND DDR8T DDR8C VDD2.5 GND DDR7T DDR7C DDR6T DDR6C GND SCLK
PLL103-02
BLOCK DIAGRAM
DDR5C VDD3.3_2.5 SDATA
SDATA SCLK
I2C Control
DDR0C DDR1T_SDRAM0 DDR1C_SDRAM1 DDR2T_SDRAM2 DDR2C_SDRAM3 DDR3T_SDRAM4 DDR3C_SDRAM5 DDR4T_SDRAM6
Note: #: Active Low
DESCRIPTIONS
The PLL103-02 is designed as a 3.3V/2.5V buffer to distribute high-speed clocks in PC applications. The device has 24 outputs. These outputs can be configured to support four unbuffered DDR DIMMS or to support 2 unbuffered standard SDRAM DIMMS and 2 DDR DIMMS. The PLL103-02 can be used in conjunction with the PLL202-04 or similar clock synthesizer for the VIA Pro 266 chipset. The PLL103-02 also has an I2C interface, which can enable or disable each output clock. When power up, all output clocks are enabled (has internal pull up).
BUF_IN
DDR4C_SDRAM7 DDR5T DDR5C DDR6T DDR6C DDR7T DDR7C DDR8T DDR8C DDR9T DDR9C DDR10T DDR10C DDR11T DDR11C
PD#
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 11/07/00 Page 1
PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
PIN DESCRIPTIONS
Name
FBOUT BUF_IN PD
Number
1 13 36
Type
O I I
Description
Feedback clock for chipset. Output voltage depends on VDD3.3_2.5V. Reference input from chipset. 3.3V input for STANDARD SDRAM mode; 2.5V input for DDR-ONLY mode. Power Down Control input. When low, it will tri-state all outputs.
SEL_DDR
48
I
Input configure for DDR-ONLY mode or STANDARD SDRAM mode. 1 = DDR-ONLY mode (when VDD3.3_2.5 select 2.5V); 0 = STANDARD SDRAM mode (when VDD3.3_2.5 select 3.3V). In DDR-ONLY mode, pin 4, 5, 6, 7, 10, 11, 15, 16, 19, 20, 21, 22, 27, 28, 29, 30, 33, 34, 38, 39, 42, 43, 44 and 45 will be configured as DDR outputs. In STANDARD SDRAM mode, pin 6, 7, 11, 15, 16, 19 and 20 will be configured as STANDARD SDRAM outputs. Pin 27, 28, 29, 30, 33, 34, 38, 39, 42, 43, 44 and 45 will be configured as DDR outputs. Pin 4, 5, 21 and 22 will be Tri-stated.
These outputs provide True copies of BUF_IN. These outputs provide complementary copies of BUF_IN. When SEL_DDR=1, these outputs provide DDR mode outputs; when SEL_DDR=0, these outputs provide standard SDRAM mode outputs. Voltage swing depends on VDD3.3_2.5. When SEL_DDR=1, these outputs provide complementary copies of BUF_IN; when SEL_DDR=0, these outputs provide standard SDRAM mode outputs. Voltage swing depends on VDD3.3_2.5. When VDD=2.5V, SEL_DDR=1. DDR-ONLY mode is selected; when VDD=3.3V, SEL_DDR=0. STANDARD SDRAM mode is selected. 2.5V power supply. Ground.
DDR[0,5:11]T DDR[0,5:11]C DDR[1:4]T_SDRA M [0,2,4,6] DDR[1:4]C_SDRA M [1,3,5,7] VDD3.3_2.5 VDD2.5 GND
4,21,28,30,34, 39,43,45 5,22,27,29,33, 38,42,44 6,10,15,19
O O O
7,11,16,20 2,8,12,17,23 32,37,41,47 3,9,14,18,26, 31,35,40,46
O P P P
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 11/07/00 Page 2
PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
Address Assignment Receiver/Transmitter Data Transfer Rate
A6
A5 1
A4 0
A3 1
A2 0
A1 0
A0 1
R/W _
Provides both slave write and Standard mode at 100kbits/s This serial protocol is designed to allow both blocks write and read from the controller. The bytes must be accessed in sequential order from lowest to highest byte. Each byte transferred terminate the transfer. The write or read block both begins with the master sending a slave address and a write condition (0xD2) or a read condition (0xD3). Following the acknowledge of this address byte, in Write Mode: the Command Byte and Byte Count Byte must be sent by the master but ignored by the slave, in Read Mode: the Byte Count Byte will be read by the master then all other Data Byte. Byte Count Byte default at power-up is = (0x09).
I2C CONTROL REGISTERS
1. BYTE 6: Outputs Register (1=Enable, 0=Disable) Bit
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Pin#
48 45, 44 43, 42 39, 38 34, 33
Default
1 0 0 0 1 1 1 1
Description
SEL_DDR ( I2C is ready only, value is set through pin48 ) Enhanced SDRAM Drive. 1 = Enhanced 25% Enhanced DDR Drive. 1 = Enhanced 25% Reserved DDR11T, DDR11C DDR10T, DDR10C DDR9T, DDR9C DDR8T, DDR8C
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 11/07/00 Page 3
PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
2. BYTE 7: Outputs Register (1=Enable, 0=Disable) Bit
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Pin#
30, 29 28, 27 21, 22 19, 20 15, 16 10, 11 6, 7 4, 5
Default
1 1 1 1 1 1 1 1
Description
DDR7T, DDR7C DDR6T, DDR6C DDR5T, DDR5C DDR4T_SDRAM6, DDR4C_SDRAM7 DDR3T_SDRAM4, DDR3C_SDRAM5 DDR2T_SDRAM2, DDR2C_SDRAM3 DDR1T_SDRAM0, DDR1C_SDRAM1 DDR0T, DDR0C
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 11/07/00 Page 4
PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings PARAMETERS
Supply Voltage Input Voltage, dc Output Voltage, dc Storage Temperature Ambient Operating Temperature ESD Voltage
SYMBOL
V DD VI VO TS TA
MIN.
V SS -0.5 V SS -0.5 V SS -0.5 -65 0
MAX.
7.0 V DD +0.5 V DD +0.5 150 70 2
UNITS
V V V C C KV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.
2. Operating Conditions PARAMETERS
Supply Voltage Supply Voltage Input Capacitance Output Capacitance
SYMBOL
V DD3.3 V DD2.5 CIN COUT
MIN.
3.135 2.375
MAX.
3.465 2.625 5 6
UNITS
V V pF pF
3. Electrical Specifications PARAMETERS
Input High Voltage Input Low Voltage Input High Current Input Low Current Output High Voltage Output Low Voltage Output High Current Output Low Current
Note: TBM: To be measured
SYMBOL
V IH V IL I IH I IL V OH V OL I OH I OL
CONDITIONS
All Inputs except I2C All inputs except I2C V IN = V DD V IN = 0 IOL = -12mA, IOL = 12mA, VDD = 2.375V VDD = 2.375V
MIN.
2.0 VSS-0.3
TYP.
MAX.
VDD+0.3 0.8 TBM TBM
UNITS
V V uA uA V
1.7 0.6 -18 26 -32 35
V mA mA
VDD = 2.375V, VOUT=1V VDD = 2.375V, VOUT=1.2V
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 11/07/00 Page 5
PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
3. Electrical Specifications (Continued) PARAMETERS
Supply Current (DDR-only mode) Supply Current (SDRAM mode) Supply Current Output Crossing Voltage Output Voltage Swing Duty Cycle Max. Operating Frequency Rising Edge Rate Falling Edge Rate Clock Skew ( pin to pin ) Stabilization Time
Note: TBM: To be measured
SYMBOL
IDD IDD IDDS VOC VOUT DT
CONDITIONS
Unloaded outputs, 133MHz Unloaded outputs, 133MHz PD = 0
MIN.
TYP.
MAX.
TBM TBM TBM
UNITS
mA mA mA V V % MHz V/ns V/ns ps ms
(VDD/2) -0.1 1.1 Measured @ 1.5V 45 66
VDD/2
(VDD/2)+ 0.1 VDD-0.4
50
55 170
TOR TOF TSKEW TST
Measured @ Measured @
0.4V ~ 2.4V 2.4V ~ 0.4V
1.0 1.0
1.5 1.5
2.0 2.0 100 0.1
All outputs equally loaded
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 11/07/00 Page 6
PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
PACKAGE INFORMATION
0.400 - 0.410 10.160 - 10.414
0.292 - 0.299 7.417 - 7.959
0.008 - 0.0135 0.203 - 0.343
0.025 0.835
0.015 (0.381) 0.010 - 0.016 (0.25 - 0.41) 45 0 0.620 - 0.630 (15.75 - 16.00)
0.088 - 0.096 (2.250 - 2.450)
0.097 - 0.104 (2.467 - 2.642) 30-6 0 0.050 MIN (1.346) 0.008 - 0.016 (0.20 - 0.41)
48PIN SSOP
ORDERING INFORMATION
For part ordering, please contact our Sales Department:
47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991
PART NUMBER
The order number for this device is a combination of the following: Device number, Package type and Operating temperature range
PLL103-02 X C
PART NUMBER TEMPERATURATURE C=COMMERCIAL M=MILITARY I=INDUSTRAL PACKAGE TYPE X=SSOP
PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by PhaseLink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 11/07/00 Page 7

▲Up To Search▲

Price & Availability of PLL103-02

	To Download PLL103-02 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .